## **Midterm Review**

## ECE 469, Mar 11

Aravind Machiry



#### **Midterm**

- Online on Brightspace --- NO LOCKDOWN BROWSER
- Thursday, 13th March --- NO CLASS
- Time: 75 min
- Available Period: 7:30 am 10:00 pm
- Topics covered till last Thursday (03/06/2025)
- Open notes

# What happens, when we turn on the machine?

- 1. Power up.
- 2. BIOS initializes basic devices.
- 3. After initializing peripheral devices, it will put some initialization code to
  - a. DRAM physical address 0xffff0 ([f000:fff0])
  - b. Copy the code from ROM to RAM
  - C. Run from RAM

The target architecture is assumed to be i8086 [f000:fff0] 0xffff0: ljmp \$0xf000,\$0xe05b 0x0000fff0 in ?? ()

- 1. What does the code do? Load and run the boot sector from disk
  - b. Read the 1<sup>st</sup> sector from the boot disk (512 bytes)
  - C. Put the sector at 0x7c00
  - d. Run it! (set the instruction pointer = 0x7c00)







## **Virtual Memory**

- Three goals
  - Transparency: does not need to know system's internal state
    - Program A is loaded at 0x8048000. Can Program B be loaded at 0x8048000?
  - Efficiency: do not waste memory; manage memory fragmentation
    - Can Program B (288KB) be loaded if 288 KB of memory is free, regardless of its allocation?
  - Protection: isolate program's execution environment
    - Can we prevent an overflow from Program A from overwriting Program B's data?

# Paging!

- Idea: Make all chunks of memory the same size, called **pages** 
  - Both virtual and physical memory divided into same size chunks.
- For each process, **a page table** defines the base address of each of that process' pages along with existence and read/write bits





# Page size / fragmentation

- If a page size is too small, it requires a big page table
  - 1B, 4GB
  - 4KB, 4MB
  - 4MB, 4KB
  - 1G, 16B
- If a page size is too big, unused memory in a page will be wasted
  - 1B 1B (no waste)
  - 4KB 1B
  - 4MB 1B
  - 1G 1B

Design consideration: Memory fragmentation matters!

## **Virtual Memory - Paging**

Having an indirect table that maps virt-addr to phys-addr

Stack Oxbffdf000		
Program code		
0,0048000	Virtual	Physical
Program code	0x8048000	0x10000
	0x8049000	0x11000
0x8048000	0x804a000	0x14000
	0xbffdf000	0x12000

**Physical Memory** 

# Page Table

- We access page table by virtual address
- Page size: 4 KB (12bits)
- Page number: 20 bits
- What is the page number and offset of
  - 0x8048000
  - 0xb7ff3100





## **Caching!**

- Cache the frequently used page table entries:
  - Exploit locality
    - Translation Lookaside Buffer (TLB)
      - Cache for translation entries.

## **Translation Lookaside Buffer (TLB)**

• Stores VA-PA mappings and caches them!

VPN (Virt Page Number)	PPN (Phy Page Number)	Valid
0x12345	0x0	1
0x12346	0x5	1
0x12347	Oxff	1
0x12348	Oxfff	1

0x12345678 -> 0x678 0x12346678 -> 0x5678 0x12347678 -> 0xff678 0x12348678 -> 0xfff678



	Page Directory Entry
0	Addr PT
	Addr PT
0x48	Addr PT
0x3ff	Addr PT

	Page Table Entry
0	Addr PT
0x345	0x10000
0x346	0x11000
0x347	0x50000



	Page Table Entry
0	Addr PT
0x345	0x10000
0x346	0x11000
0x347	0x50000





	TID					
VVIT			VPN (Virt Page Number)	PPN (	Phy Page Number)	Valid
			0x12345	0x100	00	1
			0x12346	0x5		1
			0x12347	Oxff		1
			0x12348	Oxfff		1
	CPU					
			Page Directory Entry			
	CR3	0	Addr PT			
			Addr PT			
0v122	0x12345000		Addr PT		Page Table Entry	
UXIZS			Addr PT	0	Addr PT	
				0x48	0x10000	
				0x49	0x11000	

0x4a 0x50000

VITN	ILB		VPN (Virt Page Numbe	er) PPN (I	Phy Page Number)	Valid
Г			0x12345	0x1000	00	1
			0x12346	0x5		1
			0x12347	Oxff		1
			0x12348	Oxfff		1
	CPU					
			Page Directory Entry			
	CR3	0	Addr PT			
	Chy		Addr PT			
0-1224	-000	0x20	Addr PT		Page Table Entry	$\backslash$
UX1234:	5000	0x3ff	Addr PT	0	Addr PT	
				0x48	0x10000	<sup>∖</sup> 0x10000
				0x49	0x11000	
				0x4a	0x50000	

I

A/:11							
VIT	ILB		VPN (Virt Page Numbe	er) PPN (I	Phy Page Number)	Valid	
			• 0x12345	0x1000	00 \	1	
			0x12346	0x5		1	
			0x12347	Oxff		1	
			0x12348	Oxfff		1	
	CPU						
			Page Directory Entry				
	CR3	0	Addr PT				
			Addr PT				
0122	45000	0x20	) Addr PT		Page Table Entry	$\backslash$	
UX123	45000	0x3f	f Addr PT	0	Addr PT		
				0x48	0x10000	<b>`∕Ox</b>	1000000
No pag		table access	0x49	0x11000			
	NO pag		se table access	0x4a	0x50000		

I

## **TLB Performance**

- TLB hit requires 4 cycles, 1ns!
- Page table walk requires 2 memory access for translation
  - Uncached: 9 cycles + (42 cycles + 51ns) \* 2
  - [TLB miss] [RAM latency]
    - 2ns + (10ns + 51ns) \* 2 = 124ns (**124 times slower**...)
  - Cached: 9 + 4 \* 2 = 17 cycles if all blocks cached in L1 (4 ns, 4 times slower!)
    - Data TLB L1: 64 items. 4-way. Miss penalty = 9 cycles. Parallel miss: 1 cycle per access
    - Data TLB L2 (STLB): 1536 items. 12-way. Miss penalty = 17 ? cycles. Parallel miss: 14 cycles per access
    - PDE cache = ? items. Miss penalty = ? cycles.
    - L1 Data Cache Latency = 4 cycles for simple access via pointer
    - L1 Data Cache Latency = 5 cycles for access with complex address calculation (size\_t n, \*p; n = p[n]).
    - L2 Cache Latency = 12 cycles
    - L3 Cache Latency = 42 cycles (core 0) (i7-6700 Skylake 4.0 GHz)
    - L3 Cache Latency = 38 cycles (17-7700K 4 GHz, Kaby Lake)
    - RAM Latency = 42 cycles + 51 ns (i7-6700 Skylake)

# **Page Directory / Table**

- In x86 (32-bit), CPU uses 2-level page table
- 10-bit directory index
- 10-bit page table index
- 12-bit offset
- 2-level paging



#### Size of Page Directory!

• Page Size = 4 KB



**4096 / 4** = 1024 entries

 $1024 == 2^{10}$ 

10-bit index for PD

Each entry is 4-byte (32 bits)

#### Size of Page Table!

• Page Size = 4 KB



One page, 4KB **4096 / 4** = 1024 entries

 $1024 == 2^{10}$ 

10-bit index for PT

Each entry is 4-byte (32 bits)

#### **Permission Flags**

#### • PTE\_P (PRESENT)

- 0: invalid entry
- 1: valid entry

#### • PTE\_W (WRITABLE)

- 0: read only
- 1: writable
- PTE\_U (USER)
  - 0: kernel (only ring 0 can access)
  - 1: user (accessible by ring 3)

	Page Table Entry	
0	Addr PT	
0x48	0x10000 << 12   PTE_U   PTE_W	Invalid
0x49	0x11000 << 12   PTE_P   PTE_W	Kernel, writable
0x4a	0x50000 << 12   PTE_P   PTE_U	User, read-only



#### Cannot have permissions such as ...

- Kernel: RW, User: R
  PTE\_P | PTE\_W | PTE\_U -> User RW...
  PTE\_P | PTE\_W -> User --
- Kernel: R, User: RW
  - PTE\_P | PTE\_U | PTE\_W -> Kernel RW...
  - PTE\_P | PTE\_U -> User R...
- Kernel: --, User: RW
  - PTE\_P | PTE\_U | PTE\_W -> Kernel RW...

## **Struct PageInfo in JOS**

• A **one-to-one** mapping from a **struct PageInfo** to a physical page

- An 8 byte struct per each physical memory page
- If we support 128MB memory, then we will create
  - Total number of physical pages: 128 \* 1048576 / 4096 = 32768
- Total size = **32768** \* **8** = 262,144 = 256KB
- A linked-list for managing free physical pages
  - Starting from page\_free\_list->pp\_link...

•pp\_ref

- Count references
- Non-zero in-use

• Zero – free

```
struct PageInfo {
    // Novt page on th
```

// Next page on the free list.
struct PageInfo \*pp\_link;

// pp\_ref is the count of pointers (usually in page table entries)
// to this page, for pages allocated using page\_alloc.
// Pages allocated at boot time using pmap.c's
// boot\_alloc do not have valid reference count fields.

#### uint16\_t pp\_ref;

#### Users, Programs, Processes

- Users have accounts on the system
- Users launch programs
  - Can many users launch the same program?
  - Can one user launch many instances of the same program?

#### □ A process is an "instance" of a program

#### **Program vs. Process**





#### **Process State Transition**



#### **OS Process API**

- 4 system calls related to process creation/termination:
  - Process Creation:
    - fork/clone create a copy of this process
    - exec replace this process with this program
  - Wait for completion:
    - wait wait for child process to finish
  - Terminate a process:
    - kill send a signal (to terminate) a process

#### fork

fork causes OS creates a copy of the calling process:

- Why?
- How can we disambiguate between new process and the calling process?





Replaces current process with the content from new program.





What happens when the parent process dies? what happens to child process?



#### Interrupts

- Hardware Interrupts
- Software Interrupts

#### **Interrupts classification**



#### **Handling Interrupts**

- Interrupts are numbered
- We need to define "what to do" (i.e., code to run) when an interrupt with corresponding number occurs

#### **Handling Interrupts**

• Setting an Interrupt Descriptor Table (IDT)

Interrupt Number	Code address	TRAPHANDLER_NOEC(t_divide, T_DIVIDE); // 0 TRAPHANDLER_NOEC(t_debug.T_DEBUG): // 1
0 (Divide error)	t_divide	TRAPHANDLER_NOEC(t_nmi, T_NMI);// 2TRAPHANDLER_NOEC(t_brkpt, T_BRKPT);// 3
1 (Debug)	t_debug	<pre>TRAPHANDLER_NOEC(t_oflow, T_OFLOW); // 4 TRAPHANDLER_NOEC(t_bound, T_BOUND); // 5</pre>
2 (NMI, Non-maskable Interrupt)	t_nmi	TRAPHANDLER_NOEC(t_illop, T_ILLOP); // 6 TRAPHANDLER_NOEC(t_device, T_DEVICE); // 7
3 (Breakpoint)	t_brkpt	<pre>TRAPHANDLER(t_dblflt, T_DBLFLT); // 8</pre>
4 (Overflow)	t_oflow	<pre>TRAPHANDLER(t_tss, T_TSS); // 10 TRAPHANDLER(t_segnp, T_SEGNP); // 11</pre>
		TRAPHANDLER(t_stack, T_STACK); // 12 TRAPHANDLER(t_gpflt, T_GPFLT); // 13
8 (Double Fault)	t_dblflt	TRAPHANDLER(t_pgflt, T_PGFLT); // 14
		TRAPHANDLER_NOEC(t_tperr, I_FPERR); // 16
14 (Page Fault)	t_pgflt	TRAPHANDLER NOEC(t mchk. T MCHK): // 18
		TRAPHANDLER_NOEC(t_simderr, T_SIMDERR); // 19
0x30 (syscall in JOS)	t_syscall	<pre>TRAPHANDLER_NOEC(t_syscall, T_SYSCALL); // 48,</pre>

void
trap\_init(void)
{
 extern struct Segdesc gdt[];
 // LAB 3: Your code here.
 SETGATE(idt[T\_DIVIDE], 0, GD\_KT, t\_divide, 0);
 SETGATE(idt[T\_DEBUG], 0, GD\_KT, t\_debug, 0);

• Setup the IDT at trap\_init() in kern/trap.c

- Setup the IDT at trap\_init() in kern/trap.c
- Interrupt arrives to CPU!
- Call interrupt hander in IDT
- Call \_alltraps (in kern/trapentry.S)

void
trap_init(void)
extern struct Segdesc gdt[];
// LAB 3: Your code here. SETGATE(idt[T_DIVIDE], 0, GD_KT, t_divide, 0); SETGATE(idt[T_DEBUG], 0, GD_KT, t_debug, 0);
<pre>#define TRAPHANDLER_NOEC(name, num)</pre>
.globl name;
<pre>.type name, @function;</pre>
.align 2;
name:
pushl \$0;
pushl \$(num);
imp alltraps

- Setup the IDT at trap\_init() in kern/trap.c
- Interrupt arrives to CPU!
- Call interrupt hander in IDT
- Call \_alltraps (in kern/trapentry.S)
- Call trap() in kern/trap.c

```
void
trap init(void)
   extern struct Segdesc gdt[];
   // LAB 3: Your code here.
   SETGATE(idt[T DIVIDE], 0, GD KT, t divide, 0);
   SETGATE(idt[T_DEBUG], 0, GD_KT, t_debug, 0);
#define TRAPHANDLER NOEC(name, num)
     .globl name;
     .type name, @function;
     .align 2;
     name:
     pushl $0;
     pushl $(num);
     imp alltraps
```



struct Trapframe {

uint16\_t tf\_es;

uint16\_t tf\_ds;

uint32\_t tf\_err; uintptr\_t tf\_eip;

uint16\_t tf\_cs;

struct PushRegs tf\_regs;

uint16\_t tf\_padding1;

uint16\_t tf\_padding2;

uint16\_t tf\_padding3;

uint16\_t tf\_padding4; \_attribute\_\_((packed));

uint32\_t tf\_eflags;

uintptr\_t tf\_esp;

uint16\_t tf\_ss;

/\* below here defined by x86 hardware \*/

uint32\_t tf\_trapno;

void trap init(void) extern struct Segdesc gdt[]; // LAB 3: Your code here. SETGATE(idt[T DIVIDE], 0, GD KT, t divide, 0); SETGATE(idt[T\_DEBUG], 0, GD\_KT, t\_debug, 0); #define TRAPHANDLER NOEC(name, num) .globl name: .type name, @function; .align 2; name: pushl \$0; pushl \$(num); jmp \_alltraps \* Lab 3: Your code here for alltraps alltraps: **Build** a pushl %ds /\* below here only when crossing rings, such as from user to kernel \*/ pushl %es Trapframe! pushal

- Setup the IDT at trap\_init() in kern/trap.c
- Interrupt arrives to CPU!
- Call interrupt hander in IDT
- Call \_alltraps (in kern/trapentry.S)
- Call trap() in kern/trap.c

```
void
trap init(void)
   extern struct Segdesc gdt[];
   // LAB 3: Your code here.
   SETGATE(idt[T DIVIDE], 0, GD KT, t divide, 0);
   SETGATE(idt[T_DEBUG], 0, GD_KT, t_debug, 0);
#define TRAPHANDLER NOEC(name, num)
     .globl name;
     .type name, @function;
     .align 2;
     name:
     pushl $0;
     pushl $(num);
     imp alltraps
```



void
trap(struct Trapframe \*tf)

- Setup the IDT at trap\_init() in kern/trap.c
- Interrupt arrives to CPU!
- Call interrupt hander in IDT
- Call \_alltraps (in kern/trapentry.S)
- Call trap() in kern/trap.c
- Call trap\_dispatch() in kern/trap.c

```
static void
trap_dispatch(struct Trapframe *tf)
{
    // Handle processor exceptions.
    // LAB 3: Your code here.
```

```
void
trap init(void)
   extern struct Segdesc gdt[];
   // LAB 3: Your code here.
   SETGATE(idt[T DIVIDE], 0, GD KT, t divide, 0);
   SETGATE(idt[T_DEBUG], 0, GD_KT, t_debug, 0);
#define TRAPHANDLER NOEC(name, num)
     .globl name;
     .type name, @function;
     .align 2;
     name:
     pushl $0;
     pushl $(num);
      imp alltraps
      * Lab 3: Your code here for alltraps
      alltraps:
                   Build a
         pushl %ds
         pushl %es
                   Trapframe!
```

void
trap(struct Trapframe \*tf)
{

pushal



printf("ECE469")

A library call in ring 3



printf("ECE469")

A library call in ring 3

sys\_write(1, "ECE469", 6);
A system call, From ring 3



printf("ECE469")

A library call in ring 3

sys\_write(1, "ECE469", 6);
A system call, From ring 3

Interrupt!, switch from ring3 to ring0



printf("ECE469")

A library call in ring 3

sys\_write(1, "ECE469", 6);
A system call, From ring 3

Interrupt!, switch from ring3 to ring0

A kernel function do\_sys\_write(1, "ECE469", 6)



printf("ECE469")

A library call in ring 3

sys\_write(1, "ECE469", 6);
A system call, From ring 3

Interrupt!, switch from ring3 to ring0

A kernel function do\_sys\_write(1, "ECE469", 6)



printf("ECE469")

A library call in ring 3

sys\_write(1, "ECE469", 6);
A system call, From ring 3

Interrupt!, switch from ring3 to ring0

A kernel function do\_sys\_write(1, "ECE469", 6)



#### **Invoking Syscalls**

- Set all arguments in the registers
  - Order: edx ecx ebx edi esi
- int \$0x30 (in JOS)
  - Software interrupt 48
- int \$0x80 (in 32bit Linux)
  - Software interrupt 128

#### **Invoking Syscalls in User mode**

- User calls a function
  - cprintf -> calls sys\_cputs()
- sys\_cputs() at user code will call syscall() (lib/syscall.c)
  - This syscall() is at lib/syscall.c
  - Set args in the register and then
- int \$0x30
- Now kernel execution starts...



#### **Non-Preemptive Scheduling**

- Any issues?
- What if a process runs:





#### **Preemptive Scheduling**

- Preemptive Multitasking (Lab 4)
- CPU generates an interrupt to force execution at kernel after some time quantum
  - E.g., 1000Hz, on each 1ms..
- Guaranteed execution in kernel
  - Let kernel mediate resource contention



#### **Goals and Assumptions**

- Goals (Performance metrics)
  - Minimize turnaround time
    - avg time to complete a job
    - $T_{turnaround} = T_{completion} T_{arrival}$
  - Maximize throughput
    - operations (jobs) per second
    - Minimize overhead of context switches: large quanta
    - Efficient utilization (CPU, memory, disk etc)
  - Short response time
    - $T_{response} = T_{firstrun} T_{arrival}$
    - type on a keyboard
    - Small quanta
  - Fairness
    - fair, no stavaton, no deadlock

#### **Round Robin**



- Each runs a time slice or quantum: Fair
- How do you choose time slice?
  - Overhead vs. response time
  - Overhead is typically about 1% or less
  - Quantum typically between 10 ~ 100 millisec

#### STCF

Ο

• Shortest time to completion first (shortest job first)



#### SRTCF

Shortest remaining time to completion first
 Preemptive



#### Any potential problems? - Can cause starvation!



#### **Priority Scheduling**

- To accommodate the spirits of SJF/RR/FIFO
- The method
  - Assign each process a *priority*
  - Run the process with highest priority in ready queue first
    - Use FIFO for processes with equal priority
  - Adjust priority dynamically
    - To deal with *all* issues: e.g. aging, I/O wait raises priority

#### **Multiple Queue Scheduling**



#### Multilevel Feedback Queue (MLFQ)

- Problem: how to change priority?
- Jobs start at highest priority queue
- Feedback
  - Priority Decreases: If a job uses up an entire time slice while running, its priority is reduced (i.e., it moves down one queue).
  - Priority Unchanged: If a job gives up the CPU before the time slice is up, it stays at the same priority level.
  - Priority Increases: After a long time period, move all the jobs in the system to the topmost queue (aging)